HDMI Intel® FPGA IP User Guide

ID 683798
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

6.1.6. Sink Auxiliary Data Port

The auxiliary port is attached to external memory. This port allows you to write packets to memory for use outside the HDMI core.

The core calculates the address for the data port using the header byte of the received packet. The core writes packet types 0–15 into a contiguous memory region.

Figure 50. Typical Application of AUX Packet Register InterfaceThe figure below shows a typical application of the auxiliary data port.
Table 43.  Auxiliary Packet Memory Map
Memory Start Address Packet Name
0 NULL PACKET
4 Audio Clock Regeneration (N/CTS)
8 Audio Sample
12 General Control
16 ACP Packet
20 ISRC1 Packet
24 ISRC2 Packet
28 One Bit Audio Sample Packet 5.3.9
32 DST Audio Packet
36 High Bitrate (HBR) Audio Stream Packet
40 Gamut Metadata Packet
44 3D Audio Sample Packet
48 One Bit 3D Audio Sample Packet
52 Audio Metadata Packet
56 Multi-Stream Audio Sample Packet
60 One Bit Multi-Stream Audio Sample Packet
64 Vendor-Specific InfoFrame
68 AVI InfoFrame
72 Source Product Descriptor InfoFrame
76 Audio InfoFrame
80 MPEG Source InfoFrame
84 TSC VBI InfoFrame
88 Dynamic Range and Mastering InfoFrame
Table 44.  Packet Payload Data ByteThe table below lists the representation of each packet payload data byte.
Word Offset Byte Offset
8 7 6 5 4 3 2 1 0
0 PB22 PB21 PB15 PB14 PB8 PB7 PB1 PB0 HB0
1 PB24 PB23 PB17 PB16 PB10 PB9 PB3 PB2 HB1
2 PB26 PB25 PB19 PB18 PB12 PB11 PB5 PB4 HB2
3 BCH3 PB27 BCH2 PB20 BCH1 PB13 BCH0 PB6 HBCH0
Note: The packet fields (PB0-PB26) are described in the HDMI 1.4b Specification (Chapter 8.2.1).