AN 744: Scalable Triple Speed Ethernet Reference Design for Arria 10 Devices

Download PDF
ID 683785
Date 5/13/2016
Public
Document Table of Contents
Document Table of Contents x
1. AN-744: Scalable Triple Speed Ethernet Reference Designs for Arria 10 Devices
1. AN-744: Scalable Triple Speed Ethernet Reference Designs for Arria 10 Devices x
1.1. Block Diagrams 1.2. Design Components 1.3. Design Parameters 1.4. Hardware and Software Requirements 1.5. Using the Reference Design 1.6. Upgrading the Components 1.7. Testbench 1.8. Interface Signals 1.9. Configuration Registers 1.10. Document Revision History
1.7. Testbench x
1.7.1. Testbench Files 1.7.2. Simulating the Testbench 1.7.3. Test Case: Design With the IEEE 1588v2 Feature 1.7.4. Test Case: Design Without the IEEE 1588v2 Feature
1.8. Interface Signals x
1.8.1. Packet Classifier Interface Signals 1.8.2. ToD Interface Signals
1.9. Configuration Registers x
1.9.1. ToD Registers 1.9.2. Packet Generator Registers 1.9.3. Traffic Monitor Registers
1. AN-744: Scalable Triple Speed Ethernet Reference Designs for Arria 10 Devices

1.8. Interface Signals

Table 5.  Top-level Design Signals
Signal Direction Width Description
ref_clk In 1 125-MHz reference clock for the design.
mm_clk In 1 50-MHz clock for Avalon-MM interface.
channel_reset_n[] In NUM_CHANNELS An asynchronous and active-low reset signal that resets individual Ethernet channels. This signal does not reset the components shared by all channels, such as the master TOD, master PPS, reconfig bundle, and fPLLs.
master_reset_n In 1 An asynchronous and active-low reset signal that resets the entire design.
led_link_n Out NUM_CHANNELS When asserted, this active-low signal indicates a successful link synchronization.
rx_serial_data In NUM_CHANNELS RX serial data.
tx_serial_data Out NUM_CHANNELS TX serial data.
sfpa_mod1_scl Bidir 1 Serial clock line of the I2C interface.
sfpa_mod2_sda Bidir 1 Serial data line of the I2C interface.
sfp_txdisable Out 1 Deasserted to enable the transmitter optical output.
xfp_txdisable Out 1 Deasserted to enable the transmitter optical output.

Section Content
Packet Classifier Interface Signals
ToD Interface Signals

Related Information
Level Two Title