Intel® Stratix® 10 Clocking and PLL User Guide

ID 683195
Date 9/08/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.3. IOPLL Reconfig IP Core Reconfiguration Modes

The IOPLL Reconfig IP core has four functional reconfiguration modes. The reconfiguration operation mode is based on the setting in the mgmt_address[9:8] bit.

Table 9.   IOPLL Reconfig IP Core Reconfiguration Modes
Reconfiguration Mode mgmt_address[9:8]
.mif streaming reconfiguration 2'b 00
Advanced mode reconfiguration 2'b 01
Clock gating reconfiguration 2'b 10
Dynamic phase shift reconfiguration 2'b 11

After performing dynamic reconfiguration on the I/O PLL that changes the M counter, N counter, bandwidth setting, or charge pump current, the I/O PLL must be recalibrated. For .mif streaming reconfiguration, the recalibration is done automatically. For advanced mode reconfiguration, you must manually trigger the recalibration of the I/O PLL. Recalibration is not needed for clock gating and dynamic phase shift reconfiguration.